Title: Method and Apparatus for Testing Semiconductor Circuitry for Operability and Method of Forming Apparatus for Testing Semiconductor Circuitry for Operability

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Reference - - See attached Form PTO-1449

The attached Form PTO-1449 is submitted in compliance with 37 C.F.R. §§ 1.56. Pursuant to Federal Register Vol. 69, No. 182, pg. 56542 (September 21, 2004), no copies of any cited U.S. patents or U.S. published applications are included herewith. No admission is made regarding whether the submitted reference is prior art.

Citation of this reference is respectfully requested.

Respectfully submitted,

Date: 11-14-05

NOV 1 4 2005

D. Brent Kenady Reg. No. 40,045

Customer No. 021567

1/18/2005 WABDELR1 00000018 10803264

1 FF-1806

Form PTO-1449

U.S. DEPARTMENT OF COMMERCE NOV 1 4 2005 PATENT AND TRADEMARK OFFICE.

LIST OF ART CITED BY APRELEMENT (Use several sheets if necessary)

ATTY.	DOCKET	NO.
MI22-2	2524	

SERIAL NO. 10/803,264

APPLICANT

Warren M. Farnworth et al.

FILING DATE March 17, 2004 GROUP 2829

U.S. PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Name	Class	Subclass	Filir If App	ng Date propriate
	AA	6,686,758	02/04	Farnworth et al.	324	765		
	AB	5,201,992	04/93	Marcus	216	11		
	AC							
	AD							
	AE							
	AF							
	AG							
	АН							
	Al							
	AJ							
			FORE	IGN PATENT DOCUMENTS	S			
		Document Number	Date	Country	Class	Subclass Translation Yes		tion No
	AK							
	AL							
	AM							
		OTHER REF	ERENCES (i	ncluding Author, Title, Date, F	Pertinent Page	s, Etc.)		
	AN							,
	AO							
	AP							
EXAMIN	ER	DATE CONS	IDERED					

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.